gfwleak/tsg-tsg-os-buildimage
Archived
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Clixon更新至1.0.60; HAL支持修改mrglobal.conf模板中sz_data,sz_tunnel,check_buffer_leak字段

Browse Source 
TSG-16295: Clixon增加生成JA3指纹的开关
This commit is contained in:
wangmenglan
2023-07-24 17:58:29 +08:00
committed by 付明卫
parent 01d6fd3903
commit a63dd0414a
3 changed files with 10 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
ansible/install_config/group_vars/rpm_version.yml
View File

@@ -102,7 +102,7 @@ hasp_tools_rpm_version:
tsg_os_clixon_rpm_version:
cligen: cligen-5.8.0-release
clixon: clixon-5.8.0-release
tsg-os-mgnt-srv: tsg-os-mgnt-srv-1.0.59.5e8ede0
tsg-os-mgnt-srv: tsg-os-mgnt-srv-1.0.60.e37d671
sce_rpm_version:
sce: sce-1.0.14.769ac0e

3
ansible/roles/tsg-os-HAL/files/conf/tsg-os-HAL.conf
View File

@@ -10,3 +10,6 @@
# MRZCPD_DIRECT_PKTMBUF=
# MRZCPD_INDIRECT_PKTMBUF=
# MRZCPD_POLL_WAIT_THROTTLE=
# MRZCPD_SZ_DATA=
# MRZCPD_SZ_TUNNEL=
# MRZCPD_CHECK_BUFFER_LEAK=

6
ansible/roles/tsg-os-HAL/files/script/tsg-os-HAL.sh
View File

@@ -22,6 +22,9 @@ CLIXON_IOCORE=
MRZCPD_DIRECT_PKTMBUF=
MRZCPD_INDIRECT_PKTMBUF=
MRZCPD_POLL_WAIT_THROTTLE=512
MRZCPD_SZ_DATA=4096
MRZCPD_SZ_TUNNEL=8192
MRZCPD_CHECK_BUFFER_LEAK=1
load_tsg_os_HAL_config()
{
@@ -67,6 +70,9 @@ set_tsg_clixon_conf()
[ -f ${mrglobal_cfg_template} ] && sed -i "s/^iocore=.*$/iocore=${MRZCPD_IOCORE}/g" ${mrglobal_cfg_template}
[ -f ${mrglobal_cfg_template} ] && sed -i "s/^poll_wait_throttle=.*$/poll_wait_throttle=${MRZCPD_POLL_WAIT_THROTTLE}/g" ${mrglobal_cfg_template}
[ -f ${mrglobal_cfg_template} ] && sed -i "s/^sz_data=.*$/sz_data=${MRZCPD_SZ_DATA}/g" ${mrglobal_cfg_template}
[ -f ${mrglobal_cfg_template} ] && sed -i "s/^sz_tunnel=.*$/sz_tunnel=${MRZCPD_SZ_TUNNEL}/g" ${mrglobal_cfg_template}
[ -f ${mrglobal_cfg_template} ] && sed -i "s/^check_buffer_leak=.*$/check_buffer_leak=${MRZCPD_CHECK_BUFFER_LEAK}/g" ${mrglobal_cfg_template}
[ -f ${tsg_clixon_cfg_file} ] && sed -i "s/^cpu_range=.*$/cpu_range=${CLIXON_IOCORE}/g" ${tsg_clixon_cfg_file}
}